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Abstract—A high efficiency and high step-up isolated DC-DC 
converter with a new topology configuration for photovoltaic 
(PV) application is proposed in this paper. This converter consists 
of a Zero-Voltage-Switching (ZVS) and Zero-Current-Switching 
(ZCS) current-fed push-pull converter as a DC transformer 
dealing with most of power and an active clamp flyback (ACF) 
converter as a regulator with considerable high efficiency within 
a large conversion range. The two converters are constructed 
with the input-parallel-output-series (IPOS) structure. The input-
parallel connection is able to share the large input current as well 
as reduce the current ripple, while the output-series connection is 
used to increase the output voltage gain. A 400 V / 400 W 
experimental prototype with an input voltage range of 24 V - 32 
V is built. The maximum efficiency reaches at 95.1%. The 
experimental result validates the correctness of the analysis and 
proves the feasibility of the proposed topology for the 
photovoltaic applications. 
 
Keywords—High step-up dc-dc converter, photovoltaic, 
ZVC/ZCS current-fed push-pull, active clamp flyback, input-
parallel-output-series. 
 
I. INTRODUCTION 
High level dc voltages are needed in many applications such 
as telecommunication equipment with travelling wave tube 
(TWT) which is used in communication satellite [1]. Since the 
power for satellite dragged from the PV panels plays an 
important role and the output voltage of a PV module is usually 
low and unregulated which is 24 V - 32 V in our case. A front-
end dc-dc converter is needed to boost and regulate the PV 
voltage to dc interface voltage which is 400 V in our case [2]. 
The design consideration of high step-up converter according 
to the specification includes many aspects such like high 
efficiency, low electro-magnetic interference (EMI), reduction 
in mass, volume and cost, long lifetime and reliability, etc. 
Among which efficiency and EMI are priority. 
Theoretically the conventional boost converter with 
extreme duty cycle can be employed due to its simple structure. 
However, it results in large current ripple, high switching and 
conduction loss, high voltage stress on semiconductors and 
EMI problems [3][4][5]. Many publications focus on high 
step-up voltage gain and high efficiency [3]. Multistage 
solutions increase the number of components which add to the 
increase in complexity and cost, also decrease the efficiency 
by transferring the power through more stages [1]. Converters 
with coupled inductors are simple and more flexible solutions. 
But the leakage energy induces high voltage stress, large 
switching losses and severe EMI problems [6]. Switched-
capacitor can achieve high voltage gain but many switches are 
needed which require many driving circuits [7]. The Quasi-Z 
source network was applied in [8] and [9], they provide a high 
voltage gain but with high voltage stress for semiconductors. 
Some interleaving structure was introduced in [2], [4], [5], but 
they added the difficulty in control circuit. 
A one-stage isolated DC-DC converter with high voltage 
gain and high efficiency is proposed in this paper. The 
topology configuration is composed of two converters 
connected with input-parallel-output-series (IPOS) structure. 
One of which is a ZVC/ZCS current-fed push-pull realizing 
soft switching both in switch-on and switch-off moments, 
resulting in a maximum efficiency and lowest EMI. Due to the 
main switches are working in turns, the push-pull converter is 
able to deal with a higher power compared with other single 
switch converters. Also, the traditional symmetric structure 
and performing stages of push-pull converter gives a lower 
voltage stress on each semiconductor. Another part is an active 
clamp flyback (ACF) converter which is operated under 
discontinuous conduction mode (DCM). The ACF converter 
working as a buck-boost converter is able to regulate the output 
voltage. It can also realize ZVS and reach highest efficiency 
with maximum power distributed. 
 
II. PROPOSED TOPOLOGY AND SPECIFICATIONS 
The proposed input-parallel-output-series (IPOS) structure 
topology is shown in Fig.1. The top part is a ZVC/ZCS current-
fed push-pull converter. It works under a fixed switching 
frequency 500 kHz and fixed voltage transfer ratio 1:12. The 
push-pull converter deals with most power of the whole system. 
The bottom part is an active clamp flyback (ACF) converter. It 
works in both buck and boost modes according to the variation 
of the input voltage. The switches S3 and S4 work under the 
ZVS due to the DCM mode and the active clamp 
characteristics. The ACF dealing with a small portion of power 
is to regulate the output voltage, playing a role of the control 
circuit. The parameter design of the ACF converter aims to 
obtain the highest efficiency when it handles the largest power. 
The specifications are shown in TABLE I. The power 
distribution under the two extreme working conditions with 
different input voltages is shown in TABLE II. With the 
variation of input voltage, the output voltage of push-pull 
converter varies in a large range due to the fixed high 
conversion ratio. The ACF converter varies its conversion ratio 
by changing the duty cycle to stabilize the output voltage. 
 
Fig.1. Input-parallel-output-series(IPOS) Topology 
 
Fig.2. ZVS/ZCS Current-fed Push-pull 
 
Fig.3. Main Theoretical Waveforms of 8 Stages 
 
III. ZVS/ZCS CURRENT-FED PUSH-PULL CONVERTER 
A. Proposed Circuit and Operation Principles 
The ZVS/ZCS current-fed push-pull converter is shown in 
Fig.2. There are 8 operation stages during one period and the 
main theoretical waveforms are shown in Fig.3. 
Stage 1 [t0-t1]: When the switch S1 is turned on, the current 
flows through the primary winding Lp1 to transfer the energy 
to the secondary part. The voltage on Lp1 is clamped by the 
output voltage. And the resonance current Ir going through the 
switch’s drain-source is resonated between the leakage 
inductance Ld1 and the resonance capacitor Cr. The parasitic 
capacitance of the transformer joins the resonance but it’s 
negligible due to the small value compared with Cr. The input 
inductor Lin also joins the resonance but it’s negligible due to 
the large value compared with leakage inductance Ld1. The 
magnetizing inductance Lm1 of transformer is charged and the 
magnetizing current Im1 is rising linearly. At the end of this 
stage (t1), Ir and Im1 intersect to a certain value Immax, where 
energy transferred from the primary winding to the secondary 
winding stops. 
 
TABLE I.  SPECIFICATIONS 
Symbol Quantity Value 
Vin Input voltage 24 V ~ 32 V 
Vo Output voltage 400 V 
P Output power 100 W ~ 400 W 
D Duty cycle of main switches 0.4 
fs Switching frequency 500 kHz 
 
TABLE II.  TWO EXTREME WORKING CONDITIONS 
Symbol Quantity Min Value Max Value 
Vin Input voltage 24 V 32 V 
P Output power 400 W 400 W 
Gpp Push-pull voltage gain 12 12 
Vopp Push-pull output voltage 288 V 384 V 
Ppp Push-pull output power 288 W 384 W 
Gf ACF voltage gain 4.67 0.5 
Vof ACF output voltage 112 V 16 V 
Pf ACF output power 112 W 16 W 
 
Stage 2 [t1-t2]: At the moment of t1, the magnetizing current 
Im1 begins to decrease at the meantime Im2 begins to increase. 
Due to the Kirchhoff’s current law (KCL), the resonance 
current Ir equals to the difference between Im1 and Im2. Due to 
the transformer flux balance relation, at the end of this stage 
(t2), Im1 and Im2 intersect to a medium value which is around 
half of Immax. The resonance current Ir decreases to the zero, the 
switch S1 is turned off under ZCS. The period of this stage is 
relatively short and can be regarded as a transient. 
 
 
Stage 3 [t2-t3]: After the resonance is finished, the magnetizing 
currents Im1 and Im2 remain to charge the parasitic capacitance 
of switch Cs1 and discharge the Cs2. Thus, the voltage on the 
switch S1 is charged to around twice of the resonant capacitor 
voltage, the voltage on the switch S2 reduces to zero if the 
magnetizing inductance value Lm is selected appropriately. 
 
 
Stage 4 [t3-t4]: After the parasitic capacitance Cs2 of the switch 
S2 is fully discharged, the S2 is turned on immediately when the 
body diode of the S2 is forward biased. At the end of this stage, 
S2 is turned on under ZVS. 
 
 
Stage 5 [t4-t5]: Similar as Stage 1. 
 
 
Stage 6 [t5-t6]: Similar as Stage 2. 
 
 
Stage 7 [t6-t7]: Similar as Stage 3. 
 
 
Stage 8 [t7-t8]: Similar as Stage 4. 
 
 
 
B. Circuit Analysis 
a) ZCS Realization 
The analyses of main switch drain-source current in stage 1 
and stage 2 (stage 5 and stage 6) are needed to realize the ZCS 
for main switches. It can be written as two parts, one part is the 
resonance current Ir in sinusoidal waveform [10], the other one 
is the magnetizing current Im in linear waveform. A point of the 
intersection is described by the value of Immax. 
𝐼" = $%𝐿'( ∙ (𝐶" + 𝐶-)𝐿" ∙ (𝐿'( + 𝐿") ∙ /𝑉1"(23) − 𝑉(5 − 1𝐿'( + 𝐿" 
∙ %𝐿'( ∙ 𝐿" ∙ (𝐶" + 𝐶-)𝐿'( + 𝐿" ∙ (𝑉'( − 𝑉()7 ∙ 𝑠𝑖𝑛(𝜔" ∙ 𝑡) 
	+ 𝑉'( − 𝑉(𝐿'( + 𝐿" ∙ 𝑡 + 𝐼'((𝑡0) ∙ 𝐿'(𝐿'( + 𝐿" ∙ (1 − 𝑐𝑜𝑠(𝜔" ∙ 𝑡)) (1) 
where the input inductor Lin should be designed to provide 
small input current ripple, here taking 10% ripple for design,  𝐿'( = 𝐷 ∙ 𝑉'(0.1𝐼'(CDE ∙ 𝑓G (2) 
the resonance inductor Lr is leakage inductance of the 
transformer: Lr = Ld1 = Ld2 ; the equivalent parasitic capacitor 
Cp of windings: Cp ≪ Cr; the resonant capacitor voltage: Vcr(t0) 
= Vin ; the input current: Iin(t0) = Iinavg ; the clamping voltage on 
windings: Vn = Vo∙Np/Ns ; the resonant frequency 𝜔" is tuned 
by choosing the proper Cr to enable the switch off when the 
resonance current just reaches to the zero. Thus, it can 
minimize the current root mean square (RMS) value to enable 
a lower conduction loss and also reduce the circulating loss, 
𝜔" = % 𝐿'( + 𝐿"𝐿'( ∙ 𝐿" ∙ (𝐶" + 𝐶-) (3) 
Other parameters such as the input voltage Vin, output 
voltage Vo, the turns ratio n, the duty cycle D, the average input 
current Iinavg, and the switching frequency fs are fixed and can 
be derived from the specification. During stage 1 and stage 5, 
the magnetizing current can be expressed as below, 𝐼K = 𝐼K(23) + 𝑉(𝐿K ∙ 𝑡L (4) 
where Lm is magnetizing inductance and 𝐼K(23) = − LN 𝐼KKCO. 
Giving us the maximum value of magnetizing current Immax at 
the moment t1, 𝐼KKCO = −12 𝐼KKCO + 𝑉(𝐿K ∙ 𝑡L (5) 
smaller Lm gives a higher value of Immax, thus leading longer 
time period of stage 2 and stage 6, which is not conductive to 
the realization of ZCS. Maximum value of magnetizing current 
Immax below 15% of peak value of resonance current Ir can be 
regarded as suitable choice. which gives us Immax ≤ 4A. 
Therefore, one minimum limit of Lm can be described, 
𝐿KK'( = 23 ∙ 𝑉(𝐼KKCO ∙ 𝑡L (6) 
b) ZVS Realization 
The analysis of charging and discharging of parasitic 
capacitance Cs of the switch during state 3 and state 7 are 
needed to realize the ZVS.  𝑉SGL(2) = 1𝐶GL T 122U2N ∙ 𝐼KL ∙ 𝑑𝑡 𝑉SGN(2) = 2 ∙ 𝑉1"(2L) − 1𝐶GN T 122U2N ∙ 𝐼KN ∙ 𝑑𝑡 (7) 
where the resonance capacitor voltage: 𝑉1"(2L) = 𝑉'(. Due to a 
short time period of t2-t3 or t6-t7, it is assumed that magnetizing 
current Im1 or Im2 keeps constant during this period. The energy 
stored in the magnetizing inductance Lm1 or Lm2 must be 
sufficient to cause a voltage swing across the switch equal to 
twice of the center tap voltage [11], 𝐿K ∙ (𝐼KKCO2 )N = 𝐶G ∙ (2𝑉'()N (8) 
where: 𝐼KKCO = −LN 𝐼KKCO + YZ[\ ∙ 𝑡L, larger Lm gives a smaller energy stored in the magnetizing inductance which is not 
conductive to the realization of ZVS. Therefore, one maximum 
value for Lm can be described, 𝐿KKCO ∙ ]13 ∙ 𝑉(𝐿KKCO ∙ 𝑡L^N = 4𝐶G ∙ 𝑉'(N (9) 
The range of Lm can be described, 2𝑉( ∙ 𝑡L3𝐼KKCO ≤ 𝐿𝑚 ≤ 𝑡LN36𝐶G (10) 
after the selection of components, the calculation can be done 
for the above range: 4.3	µH ≤ 𝐿𝑚 ≤ 14.8	µH . The Lm is 
chosen to be 6	µH in this case. 
 
C. Magnetics Design 
For turns ratio is 1:12, 1 turn is used for the primary winding, 
and 12 turns for the secondary windings to minimize the 
winding losses and parasitic capacitances [12]. The magnetic 
core material 3F36 is chosen for 500 kHz frequency. To 
produce sufficient Lm = 5	µH in one single turn, the core type 
E58_11_38 is chosen to provide 5.4	µH/turnN. The Ld value 
is aimed to be minimized in transformer design in order to 
provide considerable low value for the resonance circuit [13]. 
Thus, interleaving structure is adopted for this case [14], 
shown in Fig.4 (Here for simplicity only one part of the 
primary windings is considered due to the symmetric working 
states). Two 1-turn primary windings are connected in parallel 
to share the large primary current and thus reducing the 
winding loss. Two 6-turns secondary windings are laid 
symmetrically one both sides of the primary windings which 
are connected in series to form 12 turns. 3-D Finite Element 
Analysis (FEA) is carried out in order to verify the analysis 
and design. The simulation result shows leakage inductance Ld 
is 30	nH. The small value proves the feasibility of the partially 
interleaving structure. The transformer parameters are shown 
in TABLE III. 
 
Fig.4. Interleaving Structure 
D. Losses Calculations 
a) Conduction Loss 
Leakage inductance may be affected by some aspects such 
as the manufacturing precision of magnetic components. 
Considering the uncertainty of the leakage inductance, a pair 
of calculation with a range of leakage inductance value is 
carried out and plotted in MATLAB with the corresponding 
RMS values of resonance current shown in Fig.5. The total 
conduction loss of two switches S1 and S2 can be calculated, 𝑃1i( = 2𝐼jklN ∙ 𝑅i( = 0.76	W (11) 
 
Fig.5. Resonance Current and Magnetizing Current in MATLAB 
 
b) Winding Loss 
Based on Dowell’s assumptions and the general field 
solutions for the distribution of current density in a single layer, 
the ac resistance of 𝑚2o layer is derived as [12], 
𝑅C1,K𝑅S1,K = 𝜉2 r𝑠𝑖𝑛ℎ 𝜉 + 𝑠𝑖𝑛 𝜉𝑐𝑜𝑠ℎ 𝜉 − 𝑐𝑜𝑠 𝜉 + (2𝑚 − 1)N ∙ 𝑠𝑖𝑛ℎ 𝜉 − 𝑠𝑖𝑛 𝜉𝑐𝑜𝑠ℎ 𝜉 + 𝑐𝑜𝑠 𝜉t (12) 
where 𝜉 = ℎ/𝛿, ℎ = 70	µm is the copper thickness for the 
PCB windings and 𝛿 = 0.075/w𝑓G  is the skin depth in 
conductor, and m is defined as a ratio in, 𝑚 = 𝐹(ℎ)𝐹(ℎ) − 𝐹(0) (13) 
where 𝐹(0) and 𝐹(ℎ) are the magneto-motive force (MMF) 
at the limits of a layer [15], as shown in Fig.6.  
 
Fig.6. MMF Distribution 
For either part of primary windings which are connected in 
parallel. The Rac,p/Rdc,p ratio can be calculated according to (12). 
And DC resistance: Rdc,p = 𝜌 ∙ 𝑙/𝐴, where 𝜌 = 2.3 ∙ 10|}	Ω ∙m is the resistivity of copper at 100	℃, l and A are the length 
and cross section area of the wire which can be calculated 
based on the geometry of the core.  
So AC resistance can be calculated: 𝑅C1,- = j,j, ∙ 𝑅S1,-, 
for both primary windings the winding loss is, 𝑃-"''(S = 2𝐼jklN ∙ 𝑅C1,- (14) 
for two 6-turns secondary windings which are connected in 
series. With the similar calculation method as mentioned above, 
the secondary part winding loss is, 𝑃G1'(S = 2]𝐼jkl12 ^N ∙ 𝑅C1,G (15) 
the total winding loss is: 𝑃'(S = 𝑃-"''(S + 𝑃G1'(S. 
 
c) Core Loss 
Steinmetz equation is used for calculating core loss, 𝑃D = 𝐾 ∙ 𝑓G ∙ ]∆𝐵2 ^ (16) 
where 𝐾, 𝛼, 𝛽  are constants provided by the core 
manufacturer. And ∆𝐵 is the peak-to-peak flux density which 
can be calculated from Faraday’s law, ∆𝐵 = 𝑉( ∙ ∆𝑡𝑁 ∙ 𝐴 (17) 
where 𝑁 is the number of turns, 𝐴 is the effective area of 
the core. The core loss can be calculated: 𝑃1i" = 𝑃D ∙ 𝑉 (18) 
where 𝑉 is effective volume of the core. 
TABLE III.  TRANSFORMER  PARAMETERS 
Quantity Parameters 
Core type / material E58_11_38 / 3F36 
Pri-winding category Planar PCB winding copper winding 
Structure of pri-winding 1 turn / 2* 1 turn in parallel / 2 windings 
Geometry of pri-winding 210 mm(L)*21.8 mm(W)*70 um(T) 
Sec-winding category Silk covered stranded copper litz wire 
Structure of sec-winding 12 turns / 2*6 turns in series / 1 winding 
Geometry of sec-winding 802 mm(L)*15 strands*0.2mm(D) 
 
IV. BUCK-BOOST ACTIVE CLAMP FLYBACK CONVERTER 
A. Proposed Circuit and Operation Principles 
 
Fig.7. Active-clamp Flyback(ACF) Converter 
The active-clamp flyback circuit is shown in Fig.7. An active 
clamp flyback converter is used to regulate the output voltage, 
which is connected with the push-pull converter in parallel in 
primary side and in series in secondary side as shown in Fig.1. 
Considering the input voltage at its minimum value, the ACF 
should transfer the maximum power. On the other hand, it 
transfers the minimum power at the maximum input voltage. 
The ACF should be designed to reach high efficiency under the 
maximum power, because it affects the total system efficiency 
more than the circumstance under the minimum power.  
In traditional flyback converters, the main switch suffered 
from a large voltage spike and ringing due to leakage 
inductance when it turns off. In addition, the transformer for 
flyback converter is a coupled inductor. No flux cancellation 
can be achieved and interleaving strategy cannot be used to 
reduce the AC resistance. Consequently, tradition flyback 
converter suffers from larger winding loss at high 
frequency[16].  
For the ACF converter, the energy stored in the leakage 
inductance is utilized to achieve the ZVS. No voltage spike and 
ringing occur to the main switch. More importantly, the reverse 
primary current reduces the magnetic field strength and the 
total winding loss can be reduced by applying interleaving 
winding layout [16]-[18]. Besides, discontinuous conduction 
mode (DCM) is more preferable since the small leakage 
inductance can be easily integrated into the transformer.  
 
B. Design Considerations for ACF 
a) Clamp Capacitor 
The turn-off current on auxiliary switch and secondary 
rectifier are small if the half resonant period formed by clamp 
capacitor C and leakage inductance Ld=Ld3 is close to the turn-
off time of the main switch. However, the primary RMS 
current increases with the smaller clamp-capacitor. On the 
other hand, the larger clamp capacitor C means smaller 
primary RMS current while larger turn-off current on auxiliary 
switch and secondary rectifier [19]. Therefore, the selection of 
clamp capacitor should be based on the converter total power 
loss. In this design, conduction loss is dominant because 
primary winding and switches suffers from large conduction 
current. The large clamp capacitor is selected to minimize the 
conduction power loss.  
   
b) Turns Ratio 
Both winding loss and core loss should be considered for 
the transformer turns ratio selection. ML91S has been proved 
to be an excellent material for high frequency transformer 
design [20], which is used for the transformer magnetic core. 
The flux density for the magnetic core can be calculated as,  𝐵-C = 𝑉'( ∙ 𝐷 ∙ 𝑇G2𝑁- ∙ 𝐴 (19) 
where D is the duty cycle of the main switch; Ts is switching 
period; Np is the number of turns of primary winding.  
Traditionally, the core loss is calculated by 𝑃1i" = 𝑃D ∙ 𝑉, 
where Ve is the volume of the core and Pv is calculated by 
Steinmetz's equation: 𝑃D = 𝐾1 ∙ 𝑓G ∙ 𝐵-C. 
where three quantities 𝐾1, 𝛼 and 𝛽 can be calculated from 
relationship curve between unit volume core loss and flux 
density given in the datasheet of magnetic material. 
In this case, winding loss is dominant. A trade-off is made 
between core loss and winding loss. 100 mT is determined to 
be the peak flux density for the magnetic core and the 
corresponding turns ratio is 2:4. 
 
c) Magnetizing Inductance  
This converter is built to operate under DCM. The reverse 
magnetizing current helps to achieve ZVS. The magnetizing 
inductance can be designed smaller than the critical value 
between the DCM and CCM. Usual methods can be used to 
determine this critical value. The parameters for the designed 
ACF is 𝐿K = 2	µH, 𝐿" = 56	nH, 𝐶" = 1.04	µF. 
 
V. EXPERIMENT RESULTS 
The photo of experimental prototype is shown in Fig.8. The 
tested parameters from Precision Impedance Analyzer Agilent 
4294A for the designed push-pull are shown in Fig.9 and 
Fig.10 which accounts for the value: 𝐿K = 6.4	µH, 𝐿S =53.0	nH, 𝑅C1 = 9.7	mΩ.  The small value of leakage 
inductance further proves the correctness of interleaving 
structure. Also, the value of magnetizing inductance and AC 
resistance is in reasonable range. Thus, the resonance capacitor 
Cr is tuned to be 547 nF to performs the best waveforms. 
The main switch Ids and Vds waveforms for full power with 
24 V and 32 V input voltage are shown in Fig.11 and Fig.12. 
As we can see from the figures, the main switches of push-pull 
converter are operating under both ZVS and ZCS. 
With 24 V input voltage, the ACF converter reaches its 
maximum power 112 W under full power condition. So 
optimal operating point of ACF converter is aimed for 24 V 
input voltage where the efficiency is shown in Fig.13. The 
efficiency of push-pull converter is shown in Fig.14. The 
corresponding losses breakdown for 24 V input voltage under 
full power condition is shown in Fig.15 where the winding loss 
is calculated from the experimental result of AC resistance Rac 
and other losses are calculated from theoretical analyses. The 
efficiency of the whole system is shown in Fig.16. 
 
Fig.8. Photo of Experimental Prototype 
 
 
Fig.9. Tested Magnetizing Inductance Lm 
 
 
Fig.10. Tested Leakage Inductance Ld and AC Resistance Rac  
 
Fig.11. Main Switch Waveforms of 24 V Input 
 
 
Fig.12. Main Switch Waveforms of 32 V Input 
 
 
Fig.13. ACF Converter Efficiency Curve 
 
 
Fig.14. Current-fed Push-pull Converter Efficiency Curve 
 Fig.15. Losses Breakdown under 24 V Input Voltage and Full Power  
 
Fig.16. System Efficiency Curve 
VI. CONCLUSION 
This study proposed, analyzed and quantified a high 
efficiency and high step-up isolated DC-DC converter with a 
new topology configuration. A ZVS/ZCS current-fed push-
pull converter and an active clamp flyback converter are 
connected in input-parallel-output-series structure which is 
suitable for unregulated dc–dc conversion from a low-voltage 
high-current source. From the experimental results, the main 
switch of push-pull converter can be operated under both ZVS 
and ZCS. The operating principles and theoretical analysis of 
this proposed converter were verified by using a 400 V/ 400 W 
prototype. The maximum efficiency reaches 95.1% and the 
overall efficiency of the system is above 93.5% at full output 
power within the whole range of input voltage. 
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